Robert Reichenwallner

Angestellt, Verification Engineer, DMCE GmBH & CoKG / majority owned by Intel Mobile Communications

Leonding, Österreich

Fähigkeiten und Kenntnisse

OVM - Open Verification Methodology
UVM - Universal Verification Methodology
SystemVerilog
VHDL
Verilog
C
C++

Werdegang

Berufserfahrung von Robert Reichenwallner

  • Bis heute 10 Jahre, seit Juli 2014

    Verification Engineer

    DMCE GmBH & CoKG / majority owned by Intel Mobile Communications

  • 2 Jahre und 6 Monate, Feb. 2012 - Juli 2014

    Trainee

    DMCE GmBH & CoKG / majority owned by Intel Mobile Communications

Ausbildung von Robert Reichenwallner

  • 2 Jahre, Okt. 2015 - Sep. 2017

    Information Engineering and Management

    University of Applied Sciences and Media Campus Hagenberg

  • 1 Jahr und 10 Monate, Okt. 2012 - Juli 2014

    Embedded Systems Design

    University of Applied Sciences and Media Campus Hagenberg

  • 2 Jahre und 10 Monate, Okt. 2009 - Juli 2012

    Hardware Software Design

    University of Applied Sciences and Media Campus Hagenberg

Sprachen

  • Englisch

    Fließend

  • Deutsch

    Muttersprache

XING Mitglieder mit ähnlichen Profilangaben

Chao Chieh Hsu

Senior Verification IP Engineer, Project Lead

Taipei

Sebastian Barth

Software Engineer

Linz

Yang Wei

Field Quality management/Failure Verification Engineer

Pablo Martín Robledillo

---

Granada

Mathias Sedner

Principal Product Marketing Engineer

Langen

Charles Gardiner

Inhaber

Muenchen

Vishvachi Vishvachi

Hardware Verification Engineer

Bremen

Ponnu Priya P V

Senior Validation Engineer

Bangalore

Tauseef Siddiqui

Masters Elektro-Informationteknik

Munich

Haoyuan Ying

Expert, Safety & Security Development

Munich

Harshita Joshi

VLSI Design

Munich

Ha-Minh Trinh

R&D Engineer

Berlin

Muhammad Jubaer Ahmed

Senior Design Verification Engineer

Shanghai

ROSHAN ALI SK

Design Verification Engineer

Bangalore, State of Karnataka, India

Andrew Nikitin

Verification Engineer

Russia, Taganrog

Hans Joachim Janßen

Director of implementation engineering

Hamburg

Ajay Kumar Beesetti

Automation Test and Verification Engineer

Munich

Damien Pretet

FPGA Designer

Aix-en-provence

Steffen Edel

Verification Engineer

Halle (Saale)

Naren Kesireddy

Senior Verification engineer

Bangalore

21 Mio. XING Mitglieder, von A bis Z

Nachname:

ABCDEFGHIJKLMNOP
QRSTUVWXYZ